Academic Company Events NI Developer Zone Support Solutions Products & Services Contact NI MyNI

Features Supported by NI 5112/5114/5122/5124/5922 High-Speed Digitizers

4 ratings | 3.25 out of 5
Print

Return to Fundamentals of High-Speed Digitizers

For features of other National Instruments High-Speed Digitizers see Features Supported by NI 5102/5620/5621/5911 Devices

Input Configuration

Maximum Input Range
±25 V
±20 V
±5 V (50 Ω), ±10 V (1 MΩ)
±5 V (50 Ω), ±10 V (1 MΩ)
±5 V
DC Offset
Y
Y
Y
Y
N
Input Impedance
1 MΩ,
50 Ω
1 MΩ,
50 Ω
1 MΩ,
50 Ω
1 MΩ,
50 Ω
1 MΩ,
50 Ω
Input Coupling
AC, DC
AC (1 MΩ only),
DC,
GND
AC (1 MΩ only),
DC,
GND
AC, DC, GND
AC, DC, GND
3 dB Bandwidth
0 MHz to 100 MHz
or 0 MHz to 20 MHz
(analog filter)
0 MHz to 125 MHz
or 0 MHz to 20 MHz
(analog filter)
0 MHz to 100 MHz,
0 MHz to 20 MHz,
or 0 MHz to 35 MHz
(analog filter—default)
0 MHz to 150 MHz,
0 MHz to 20 MHz,
or 0 MHz to 60 MHz
(analog filter—default)
0 MHz to (0.4 x sample rate);
6 MHz max
Timing
Maximum Real-Time Sample Rate
100 MS/s
250 MS/s
100 MS/s
200 MS/s
15 MS/s
Maximum RIS Sample Rate
2.5 GS/s
5 GS/s
2 GS/s
4 GS/s
Time Stamps
Absolute, Relative
Absolute, Relative
Absolute, Relative
Absolute, Relative
Absolute, Relative
Triggering
Reference (Stop) Trigger Types Immediate, Analog Edge, Digital Edge, Hysteresis, Window, Software Immediate, Analog Edge, Digital Edge, Hysteresis, Window, Software, Video Immediate, Analog Edge, Digital Edge, Hysteresis, Window, Software, Video Immediate, Analog Edge, Digital Edge, Hysteresis, Window, Software, Video Immediate, Analog Edge, Digital Edge, Hysteresis, Window, Software
Reference (Stop) Trigger Sources
CH 0, CH 1, TRIG, PFI<1..2>, RTSI<0..6>, PXI STAR
CH 0, CH 1, TRIG, PFI<0..1>, RTSI<0..7>, PXI STAR
CH 0, CH 1, TRIG, PFI<0..1>, RTSI<0..7>, PXI STAR
CH 0, CH 1, TRIG, PFI<0..1>, RTSI<0..7>, PXI STAR
CH 0, CH 1, TRIG, PFI<0..1>, RTSI<0..7>, PXI STAR
Trigger Coupling (External TRIG Input)
AC, DC
AC, DC, LF Reject, HF Reject, AC + HF Reject
AC, DC, LF Reject, HF Reject, AC + HF Reject
AC, DC, LF Reject, HF Reject, AC + HF Reject
DC
Trigger Coupling (Analog Input Channel)
AC, DC
Same as input channel, HF Reject, LF Reject
Same as input channel, HF Reject, LF Reject
Same as input channel, HF Reject, LF Reject
Same as input channel
Trigger Holdoff
From trigger to first point of next record
From trigger to trigger
From trigger to trigger
From trigger to trigger
From trigger to trigger
Trigger Delay
Y
Y
Y
Y
Y
External TRIG Input Impedance
1 MΩ, 50 Ω
1 MΩ
1 MΩ
1 MΩ
1 MΩ
Clocking
Reference Clock Input Sources
PFI<1..2>,
RTSI Clock (RTSI 7),
PXI Clock 10
CLK IN,
PXI Clock 10,
RTSI Clock (RTSI 7)
CLK IN,
PXI Clock 10,
RTSI Clock (RTSI 7)
CLK IN,
PXI CLK 10,
RTSI Clock (RTSI 7)
CLK IN,
PXI CLK 10,
RTSI Clock (RTSI 7)
Reference Clock Frequency
10 MHz
1 MHz to 20 MHz
(1 MHz increments)
1 MHz to 20 MHz
(1 MHz increments)
1 MHz to 20 MHz
(1 MHz increments)
1 MHz to 20 MHz
(1 MHz increments)
Reference Clock Outputs
PFI<1..2>,
RTSI Clock (RTSI 7)
CLK OUT,
PFI<0..1>,
RTSI<0..6>
CLK OUT,
PFI<0..1>,
RTSI<0..6>
CLK OUT,
PFI<0..1>,
RTSI<0..6>
CLK OUT,
PFI<0..1>, RTSI<0..6>
PCI Reference Clock Outputs
PFI<1..2>,
RTSI Clock
(RTSI 7)
CLK OUT,
RTSI Clock
(RTSI 7)
CLK OUT,
RTSI Clock
(RTSI 7)
CLK OUT,
RTSI Clock
(RTSI 7)
External Sample Clock Sources
CLK IN
CLK IN,
PXI STAR
CLK IN,
PXI STAR
External Sample Clock Frequency
50 MHz to 250 MHz
50 MHz to 250 MHz
30 MHz to 105 MHz
50 MHz to 210 MHz
Sample Clock Outputs
CLK OUT,
PFI<0..1>, RTSI<0..6>
CLK OUT,
PFI<0..1>,
RTSI<0..6>
Acquisition
Acquisition Modes
Normal
Normal
Normal
Normal
Flex Res
Multiple Records
Y
Y
Y
Y
Y
Continuous Acquisition
Y
Y
Y
Y
Y
Synchronization Triggers
Arm Reference Trigger Sources
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
Record Advance Trigger Sources
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
Record Arm Trigger Sources
PFI<1..2>,
RTSI<0..6>
Start Trigger (Acquisition Arm) Sources
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
PFI<0..1>,
RTSI<0..7>,
PXI STAR
Reference (Stop) Trigger Outputs
PFI<1..2>,
RTSI<0..6>,
PXI STAR
(PXI Slot 2 only)
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
End of Record Outputs
PFI<1..2>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
End of Acquisition Outputs
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
Start Trigger Outputs
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
PFI<0..1>,
RTSI<0..6>
Master–Slave Trigger Delay Correction
Y
N
N
N
N
Miscellaneous
Self-Calibration
Y
Y
Y
Y
Y
Probe Compensation
PFI 1
(1 kHz)
PFI 1
(1 kHz)
PFI 1
(1 kHz)
PFI 1
(1 kHz)
LabVIEW Real-Time Support
N
Y
Y
Y
Y
Memory per Channel
16 or 32 MB
8, 64, or 256 MB
8, 32, 256, or 512 MB
8, 32, 256, or 512 MB
8, 32, or 256 MB
Sample Width
8 bits
8 bits
8 bits,
16 bits (default)
8 bits,
16 bits (default)
32 bits (default);
configurable to 16 bits


Related Links:
Fundamentals of High-Speed Digitizers
Brief High-Speed Digitizers Product Overview

4 ratings | 3.25 out of 5
Print

Reader Comments | Submit a comment »

please add the resolution
- walter.kahler@siemens.com - Mar 19, 2005

 

Legal
This tutorial (this "tutorial") was developed by National Instruments ("NI"). Although technical support of this tutorial may be made available by National Instruments, the content in this tutorial may not be completely tested and verified, and NI does not guarantee its quality in any way or that NI will continue to support this content with each new revision of related products and drivers. THIS TUTORIAL IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND AND SUBJECT TO CERTAIN RESTRICTIONS AS MORE SPECIFICALLY SET FORTH IN NI.COM'S TERMS OF USE (http://ni.com/legal/termsofuse/unitedstates/us/).