Resource Utilization Statistics for FPGA VIs
PrintOverview
A major consideration when programming FPGAs is the amount of circuitry the code uses on the chip. It is sometimes useful to know how much space a specific funtion, or VI, will use when translated to look up tables (LUTs) and flip-flops. This document includes complete resource utilization statistics for each VI on the FPGA Functions Palette. Due to architectural changes between different FPGA Chip families, each VI will require a different amount of logic on different FPGAs. These documents are labeled by NI products but categorized by the type of FPGA chip the product uses
Table of Contents
Introduction
The following documents show the amount of LUTs, flip-flops, and Multipliers/DSP48E slices (when appropriate) for each VI on the LabVIEW FPGA VI Functions Palette.
Each VI in the FPGA functions palette was compiled on each type of FPGA target. The numbers presented in these documents are estimates based on compiles. Actual resource usage for your designs may be different (smaller or greater) than the resource usage computed using the information contained in these documents.
If you aren't sure which FPGA target is on your device you can refer to Knowledgebase 32SDRDUL: What Xilinx FPGA Chips Are Used by National Instruments RIO Devices?
Resource Utilization Statistics
Results are categorized by the type of Xilinx FPGA used in the device since architectural differences exist between FPGA targets. These differences cause code resource utilization to differ slightly between different FPGA targets.
Spartan 3
| NI RIO Device | FPGA Size | Results |
| Compact RIO-9072 | 1 million gate | cRIO-9072 FPGA VI resource usage (PDF) |
| Compact RIO-9074 | 2 million gate | cRIO-9074 FPGA VI resource usage (PDF) |
Virtex-2
| NI RIO Device | FPGA Size | Results |
| Compact RIO-9102 | 1 million gate | cRIO-9102 FPGA VI resource usage (PDF) |
| Compact RIO-9104 | 3 million gate | cRIO-9104 FPGA VI resource usage (PDF) |
| PCI-7831R Intelligent DAQ | 1 million gate | PCI-7831R FPGA VI resource usage (PDF) |
| PCI-7833R Intelligent DAQ | 3 million gate | PCI-7833R FPGA VI resource usage (PDF) |
Virtex-5
| NI RIO Device | FPGA Model | Results |
| PXI-7851R Intelligent DAQ | LX30 | PXI-7851R FPGA VI resource usage (PDF) |
| PXI-7852R Intelligent DAQ | LX50 | PXI-7852R FPGA VI resource usage (PDF) |
| PXI-7853R Intelligent DAQ | LX85 | PXI-7853R FPGA VI resource usage (PDF) |
| PXI-7854R Intelligent DAQ | LX110 | PXI-7854R FPGA VI resource usage (PDF) |
Related Links
Developer Zone Tutorial: LabVIEW FPGA Benchmarks for Virtex-5 R Series Targets
Developer Zone Tutorial: Advantages of the Xilinx Virtex-5 FPGA
Developer Zone Webcast: Taking Advantage of Xilinx Virtex-5 FPGAs with NI LabVIEW
Knowledgebase 32SDRDUL: What Xilinx FPGA Chips Are Used by National Instruments RIO Devices?
Downloads
Reader Comments | Submit a comment »
7813R = 7833R
Hi Erik. The 7813R and 7833R carry the exact
same FPGA, so you can simply use the tables
for the 7833R to get information about your
7813R.
- David Staab, National Instruments. systemseng@ni.com - Nov 3, 2008
helpful but incomplete listing
Thank You for this helpful bit of
information.
Unfortunately we are using NI 7813R
iDAQ hardware which is not listed in
these tables, please consider
completing the tables with all possible
FPGA hardware.
Regards
Erik Brenncke
- Oct 14, 2008
Legal
This tutorial (this "tutorial") was developed by National Instruments ("NI"). Although technical support of this tutorial may be made available by National Instruments, the content in this tutorial may not be completely tested and verified, and NI does not guarantee its quality in any way or that NI will continue to support this content with each new revision of related products and drivers. THIS TUTORIAL IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND AND SUBJECT TO CERTAIN RESTRICTIONS AS MORE SPECIFICALLY SET FORTH IN NI.COM'S TERMS OF USE (http://ni.com/legal/termsofuse/unitedstates/us/).