Reading DMA FIFOs from Host VIs (FPGA Interface)

LabVIEW 2018 FPGA Module Help


Edition Date: March 2018
Part Number: 371599P-01
View Product Info

DOWNLOAD (Windows Only)


LabVIEW 2015 FPGA Module Help
LabVIEW 2016 FPGA Module Help
LabVIEW 2017 FPGA Module Help
LabVIEW 2018 FPGA Module Help
LabVIEW 2019 FPGA Module Help

Complete the following steps to read a DMA FIFO from a host VI.

  1. Open a reference to an FPGA VI or bitfile.
    Note  The FPGA target, FPGA VI, and host VI must be in the same LabVIEW project if you want to open a reference to an FPGA VI. The host VI does not need to be in a project if you open a reference to a bitfile. If you open a reference to an FPGA VI, the project must include a DMA FIFO item under the FPGA target and the FPGA VI must include a FIFO Method Node configured with the Write method on the block diagram that writes to the DMA FIFO item.
  2. Add an Invoke Method function to the block diagram of the host VI in the data flow where you want the host VI to read the DMA FIFO. Make sure the host VI runs the FPGA VI before you read the DMA FIFO. Wire the FPGA VI Reference In input.

  3. Click the Invoke Method function and select FIFO»Read from the shortcut menu, where FIFO is the name of the FIFO item in the project. Wire the inputs and outputs as needed.
  4. Add the Close FPGA VI Reference function to the block diagram.

  5. Wire the FPGA VI Reference Out output on the Invoke Node to the FPGA VI Reference In input on the Close FPGA VI Reference function.
Note  You can read DMA FIFOs using only the Invoke Method function with the Read method. If you want more control over the DMA FIFO from the host VI, you also can configure, start, and stop the DMA FIFO using the optional Configure, Start, and Stop methods with the Invoke Method function.

WAS THIS ARTICLE HELPFUL?

Not Helpful