FPGA Base Clock Properties Dialog Box

FlexRIO Help

Edition Date: November 2015

Part Number: 372614J-01

»View Product Info

»Download the Help in ZIP Format

Requires: FPGA Module

Right-click the base clock in the Project Explorer window and select Properties from the shortcut menu to display this dialog box.

Use the FPGA Base Clock Properties dialog box to configure an FPGA base clock associated with an FPGA target.

The options available in this dialog box vary according to FPGA target and clock.

This dialog box might include the following components:

  • Name—Specifies the name of the clock that appears in the Project Explorer window.
  • Resource—Specifies the resource the FPGA target uses as the base clock.
  • Compile for single frequency—Specifies the frequency of the base clock if the clock is not variable. You can select MHz, kHz, or Hz as the unit of frequency.
  • Compile for range of frequencies—Specifies to compile an FPGA VI for a range of clock frequencies. You must specify the Minimum and the Maximum frequencies of the base clock to specify the range.
  • Minimum—Specifies the minimum frequency of the base clock. You can select MHz, kHz, or Hz as the unit of frequency.
  • Maximum—Specifies the maximum frequency of the base clock. You can select MHz, kHz, or Hz as the unit of frequency.
  • Min Duty Cycle (% High)—Specifies the minimum percentage of time the base clock remains high over one period.
  • Max Duty Cycle (% High)—Specifies the maximum percentage of time the base clock remains high over one period.
  • Accuracy (ppm)—Specifies the accuracy of the base clock in parts per million.
  • Peak Period Jitter (ps)—Specifies the maximum period jitter of the base clock in picoseconds.
  • Supports and Requires Runtime Enable and Disable—Specifies whether you must use the Start Enabling FPGA Clock and Start Disabling FPGA Clock Vis to enable and disable the base clock. This option is available only for clocks that support enabling and disabling at run time. Select this option if the clock might glitch, causing setup or hold violations on flip-flops in the clock domain using the clock. You might also select this option if the I/O that is assumed to be synchronous to the clock becomes unsynchronized for a period of time.

WAS THIS ARTICLE HELPFUL?

Not Helpful