|Download Help (Windows Only)|
You can configure the following directives for a For Loop or While Loop in the algorithm VIs. These directives appear when you select a loop structure from the Block Diagram Components list on the Directives page of the Directives Properties dialog box.
|Note Specifying a value for the Initiation interval of a VI completely unrolls all loop structures within the hierarchy of this VI. However, if you specified a value for the Unroll factor directive of one of the loop structures and the value is smaller than the corresponding loop iteration count, LabVIEW does not completely unroll this loop structure.|
After you estimate the device utilization and performance, you might find one or more items with the name BufferLoop in the Quick Performance Estimate report. Buffer loops are loop structures that LabVIEW automatically generates to copy arrays or create array buffers. These loops affect the Initiation interval and latency of the resulting FPGA IP because they require additional computational time. You might be able to reduce the number of buffer loops from the estimation reports by modifying the algorithm VI. For example, you can avoid branching the wire that comes from an array.