To achieve performance requirements on FPGA targets, you must optimize the algorithm implementation in LabVIEW. You optimize the algorithm implementation by creating directives from the algorithm VIs and configuring the directives.
You can create a validation VI to validate the function, initiation interval, and latency of the generated FPGA IP. You also can compile the FPGA IP to validate the clock rate and resource usage of the FPGA IP.
WAS THIS ARTICLE HELPFUL?
Thank you for your feedback.
You changed your response to Helpful
You changed your response to Not Helpful