Company Events Academic Community Support Solutions Products & Services Contact NI MyNI

Validating Generated FPGA IP (FPGA IP Builder)

LabVIEW 2013 FPGA IP Builder Help

Edition Date: June 2013

Part Number: 373567C-01

»View Product Info
Download Help (Windows Only)

After you generate FPGA IP, you can run the FPGA IP to validate the function, initiation interval, and latency. You also can validate the clock rate and resource usage by including the FPGA IP in a single-cycle Timed Loop and generating a compilation report.

After you validate the generated FPGA IP, you can apply the IP to real-world FPGA applications. If you get unexpected results from the application running on the FPGA, you can debug the FPGA VIs. If you want to distribute the FGPA IP to other computers, you must also distribute the corresponding supporting files directory together with the FPGA IP.

Note  When you use the FPGA IP on FPGA targets, you must include the FPGA IP in a single-cycle Timed Loop. The VI containing the generated FPGA IP ignores inputs at the first cycle. After you compile and download this VI to an FPGA target, this VI initializes on the FPGA target only when you run this VI for the first time. Therefore, you might get different results when you run this VI after the first execution without re-downloading this VI.

Validating Function, Initiation Interval, and Latency

You can validate the function, initiation interval, and latency of the FPGA IP without compilation. Instead, you can validate the FPGA IP on the host computer. Complete the following steps to validate the FPGA IP.

  1. Create a blank VI under My Computer in the Project Explorer window.
  2. Place a While Loop on the block diagram of this VI.
  3. Add the FPGA IP to the While Loop.
  4. Add test input data and the original algorithm VI to this VI.
  5. Connect the FPGA IP to the upstream data source and downstream destination through handshaking signals.
  6. Compare the output data from the original algorithm VI and the FPGA IP.
  7. Add LabVIEW code to this VI to calculate the initiation interval and latency of the FPGA IP.

Refer to the labview\examples\FPGAIPBuilder\Product\Validation\Product_Validation.vi for an example VI that you can use to validate the function, initiation interval, and latency of the FPGA IP.

Validating Clock Rate and Resource Usage

Clock rate estimates provided by the Thorough estimate may be different from the clock rate achieved when you compile the IP within the whole application, depending on the size and complexity of the whole application. You must therefore validate the clock rate and resource usage of the FPGA IP by compiling the FPGA IP on an FPGA target. Complete the following steps to validate the clock rate and resource usage.

  1. Create a blank VI under the FPGA target.
  2. Place a single-cycle Timed Loop on the block diagram of this VI.
  3. Add the FPGA IP to the single-cycle Timed Loop.
  4. Right-click the terminals of the FPGA IP and create controls and indicators for all terminals.
  5. Create an FPGA-derived clock with the desired derived frequency.
  6. Connect the expected FPGA clock to the Source Name input of the single-cycle Timed Loop.
  7. Save and compile this VI.

A successful compilation indicates that the FPGA IP can meet the clock rate requirement. In the compilation report, check the number of DSP48s and block RAM. After you validate the clock rate in the single-cycle Timed Loop, you also need to add the FPGA IP to a real-world FPGA application to verify that the whole application can compile at the expected clock rate.


 

Your Feedback! poor Poor  |  Excellent excellent   Yes No
 Document Quality? 
 Answered Your Question? 
Add Comments 1 2 3 4 5 submit