|Download Help (Windows Only)|
Because the DIO buffers are connected directly to the FPGA, you can use LabVIEW FPGA to program the functionality of the individual DIO signals for custom applications. Typical applications include interfacing with serial buses, such as SPI or I2C, high-speed I/Q data streaming, and custom DUT control.
For applications where very low-level control of the DIO is required, LabVIEW FPGA allows you to customize the DIO using VHDL inside a component-level IP (CLIP) interface. For example, the VHDL inside a CLIP can control the use of input/output block (IOB) flip-flops, single-data rate (SDR) or double-data rate (DDR) I/O, and the use of an MMCM on the CLK IN signal. The use of a CLIP with the DIO is mandatory, and the PXIe-5645 software includes a default CLIP that is sufficient for many applications. DDR interfaces are also supported with a custom IP integration node.
You must select a CLIP before using the DIO. Complete the following steps to select a CLIP:
|Note By default, CLIP I/O has additional synchronization registers on inputs and outputs, which can influence your code on a clock cycle basis. NI does not recommend that you reduce the number of sync registers.|