|Download Help (Windows Only)|
In the SRAM Properties dialog box, select Clock Selections from the Category list to display this page.
Use this page to link each clock port defined by the component-level IP (CLIP) to a clock on the FPGA target. You must add the FPGA clock to the LabVIEW project before you can link to the FPGA clock.
This page includes the following components: