![]() | LabVIEW 2016 FPGA Module Help |
![]() | LabVIEW 2017 FPGA Module Help |
![]() | LabVIEW 2018 FPGA Module Help |
![]() | LabVIEW 2019 FPGA Module Help |
![]() | LabVIEW 2020 FPGA Module Help |
Owning Palette: FPGA Math & Analysis VIs and Functions
Requires: FPGA Module
Provides a rational resampling filter, which updates the input sample rate by an L/M factor where L is an interpolation factor and M is a decimation factor. Rational resampling is the process of converting the sample rate of a signal to another sample rate that differs from the original sample rate by a rational factor of L/M, where both L and M are integer values. When L=1 and M>1, the resampling is an integer decimation, and when L>1 and M=1, the resampling is an integer interpolation.Dialog Box Options |
Block Diagram Inputs |
Block Diagram Outputs |
Parameter | Description | ||
---|---|---|---|
Filter Parameters | Contains the following options:
| ||
Implementation | Contains the following options:
| ||
Filter Response | Displays the actual magnitude response of the filter. | ||
Execution Mode | Contains the following options:
| ||
Configuration Feedback | Displays information about how this Express VI executes. This information is based on the configuration options you specify. LabVIEW displays this information only if you select Outside single-cycle Timed Loop. |
Parameter | Description | ||
---|---|---|---|
reset | Resets the state of the internal resampling filter. Outside the single-cycle Timed Loop, the Express VI restarts on the same call that reset is TRUE. Inside the single-cycle Timed Loop, the Express VI restarts on the first call that reset is deasserted after reset is TRUE. Additionally, the handshaking signals behave as follows during the cycles where reset is asserted:
| ||
input data | Specifies the data you want to filter. | ||
input valid | Specifies whether the next data point has arrived for processing. Wire output valid of an upstream node to input valid to transfer data from the upstream node to this Express VI. To display this handshaking terminal, select Inside single-cycle Timed Loop in the configuration dialog box. | ||
ready for output | Specifies whether downstream nodes are ready for this Express VI to return a new value. The default is TRUE. Use a Feedback Node to wire ready for input of a downstream node to ready for output of the current node.
|
Parameter | Description | ||
---|---|---|---|
channel index | Indicates the index of the channel corresponding to the last valid output data. | ||
output data | Returns the filtered data. | ||
output valid | Returns TRUE if this Express VI has computed a result that downstream nodes can use. Wire output valid to input valid of a downstream node to transfer data from this Express VI to a downstream node. To display output valid, select Inside single-cycle Timed Loop in the configuration dialog box. | ||
ready for input | Returns TRUE if this Express VI is ready to accept new input data. Use a Feedback Node to wire ready for input to ready for output of an upstream node.
|
Helpful
Not Helpful