Performing Actions on FPGA I/O and FPGA Targets (FPGA Module)

LabVIEW 2018 FPGA Module Help


Edition Date: March 2018
Part Number: 371599P-01
View Product Info

DOWNLOAD (Windows Only)


LabVIEW 2016 FPGA Module Help
LabVIEW 2017 FPGA Module Help
LabVIEW 2018 FPGA Module Help
LabVIEW 2019 FPGA Module Help
LabVIEW 2020 FPGA Module Help

You can use FPGA I/O Method Nodes to invoke methods, or actions, on the FPGA I/O items and C Series modules present. In some cases, you also can invoke methods on the FPGA target itself. The available methods depend on the FPGA target and the FPGA I/O item or C Series module you select.

Complete the following steps to create and configure an FPGA I/O Method Node.

  1. Add an FPGA I/O Method Node to the block diagram.

  2. Right-click the FPGA I/O Method Node and select Select Item from the shortcut menu. The Select Item menu displays the FPGA target as well as the FPGA I/O items and C Series modules present in the Project Explorer window under the FPGA target. Select the item you want to use.
    Tip Tip  Alternatively, you can write reusable code by wiring an FPGA I/O control to the FPGA I/O In input of the FPGA I/O Method Node.
  3. Right-click the FPGA I/O Method Node and select Select Method from the shortcut menu to select a method to which you want the FPGA I/O item assigned. LabVIEW displays the methods available for the FPGA target in the Select Method menu. LabVIEW displays No Methods Available in the shortcut menu if the FPGA target does not support methods for the item you select. Refer to the specific target hardware documentation for information about the methods the FPGA target supports.
    Tip  You also can click the FPGA I/O Method Node and use the shortcut menu to select methods available for the FPGA target.
  4. After you select a method from the shortcut menu, LabVIEW displays the method and the terminals for that method in the FPGA I/O Method Node. Wire the terminals that you need.
Tip Tip  The FPGA Target Method Node is an FPGA I/O Method Node configured for the FPGA target in the project.

WAS THIS ARTICLE HELPFUL?

Not Helpful