FPGA Desktop Execution Node

LabVIEW 2018 FPGA Module Help


Edition Date: March 2018
Part Number: 371599P-01
View Product Info

DOWNLOAD (Windows Only)


LabVIEW 2015 FPGA Module Help
LabVIEW 2016 FPGA Module Help
LabVIEW 2017 FPGA Module Help
LabVIEW 2018 FPGA Module Help
LabVIEW 2019 FPGA Module Help

Owning Palette: FPGA Interface VIs and Functions

Requires: FPGA Interface

Executes an FPGA VI in simulation mode with simulated I/O for the specified number of clock ticks. This node writes all inputs, passes the amount of simulated time you specify, then reads all outputs. The FPGA VI pauses execution until LabVIEW calls the FPGA Desktop Execution Node again, at which point the FPGA VI resumes for the specified number of clock ticks.

Details  Examples

Dialog Box Options
Block Diagram Inputs
Block Diagram Outputs

Dialog Box Options

ParameterDescription
Simulation ConfigurationContains the following options:
  • VI—Specifies the FPGA VI to run.
    • Browse VI—Displays the Select VI dialog box. Click this button to select the VI you want to reference.
  • Reference Clock—Specifies an available FPGA clock to use as the timing source for simulated time.
  • Clock Ticks—Specifies the number of clock ticks to run the FPGA VI for each call to the node. You must specify a non-zero integer.
Terminal ConfigurationContains the following options:
  • Available Resources—Displays the I/O resources and front panel controls and indicators available for simulating with the FPGA Desktop Execution Node. The FPGA target you specify in the VI selection box determines the resources that appear in the Available Resources tree.

    Click the Add/Remove buttons to the right of the Available Resources list to add and remove resources.
  • Selected Resources—Displays the list of resources you select from the Available Resources tree.
  • Change Terminal Direction—Contains the following options:
    • In—Specifies that the selected resource has an input terminal on the block diagram.
    • Out—Specifies that the selected resource has an output terminal on the block diagram.
    • In/Out—Specifies that the selected resource has both input and output terminals on the block diagram.

Block Diagram Inputs

ParameterDescription
Error InDescribes error conditions that occur before this node runs.

Block Diagram Outputs

ParameterDescription
Error OutContains error information. This output provides standard error out functionality.

FPGA Desktop Execution Node Details

You must set the execution mode of the target to Simulation (Simulated I/O). You cannot use this node with a custom VI for FPGA I/O. You cannot use this node with the User-Controlled I/O Sampling functions.

If you want to simulate your code continuously, you must place your LabVIEW FPGA code inside a While Loop.

Related Information

Debugging with the FPGA Desktop Execution Node

Testing and Debugging LabVIEW FPGA Code

Using the LabVIEW FPGA Desktop Execution Node

Examples

Refer to the following VIs for examples of using the FPGA Desktop Execution Node Express VI:

  • labview\examples\CompactRIO\FPGA Fundamentals\Simulation\Simulating Analog Signals with the DEN\Simulating Analog Signals with the DEN.lvproj
  • labview\examples\CompactRIO\FPGA Fundamentals\Simulation\Simulating Digital Signals with the DEN\Simulating Digital Signals with the DEN.lvproj
  • labview\examples\R Series\FPGA Fundamentals\Simulation\Simulating Analog Signals with the DEN\Simulating Analog Signals with the DEN.lvproj
  • labview\examples\R Series\FPGA Fundamentals\Simulation\Simulating Digital Signals with the DEN\Simulating Digital Signals with the DEN.lvproj

WAS THIS ARTICLE HELPFUL?

Not Helpful